VHDL supports clean modular structures enabling to easily reuse your code. In this post I will explain how to create a VHDL library for simulation utilizing GHDL in combination with GTKWave and optionally blend these with the advantages of a git submodule.
